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Abstract In this paper, we present a design and an
analysis of customized crossbar schedulers for reconfig-
urable on-chip crossbar networks. In order to alleviate
the scalability problem in a conventional crossbar net-
work, we propose adaptive schedulers on customized
crossbar ports. Specifically, we present a scheduler with
a weighted round robin arbitration scheme that takes
into account the bandwidth requirements of specific
applications. In addition, we propose the sharing of
schedulers among multiple ports in order to reduce
the implementation cost. The proposed schedulers ar-
bitrate on-demand (at design time) interconnects and
adhere to the link bandwidth requirements, where
physical topologies are identical to logical topologies
for given applications. Considering conventional cross-
bar schedulers as reference designs, a comparative
performance analysis is conducted. The hardware
scheduler modules are parameterized. Experiments
with practical applications show that our custom sched-
ulers occupy up to 83% less area, and maintain better
performance compared to the reference schedulers.
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1 Introduction
It is a well-known fact that a crossbar network provides
high network performance and minimum network con-
gestion. The non-blocking nature of communication
and the relatively simple implementation makes the
crossbar popular as an internet switch (Cisco Systems,
Inc., http://www.cisco.com). A typical crossbar consists
of a scheduler and a switch fabric. The scheduler plays
a key role in achieving high network performance and
becomes more important as the size of the network
increases. A commercial crossbar scheduler typically
accommodates an arbiter per input/output port and
each arbiter concurrently arbitrates the incoming pack-
ets [1]. In these fully parallel schedulers, all-to-all con-
nections are required to be accommodated since traffic
patterns are in most cases unknown. Nevertheless, a
major bottleneck of the fully parallel scheduler is the
high cost due to the increasing amount of wires as
the number of ports grows. Figure 1 depicts the area of
the iSLIP crossbar scheduler [1], which is widely used
for the commercial crossbar switches. As the number of
ports increases, the area of the scheduler increases in an
unscalable manner. This is mainly due to the all-to-all
interconnects inside the scheduler module. In addition,
the crossbar scheduler is an important basic building
block for modern networks-on-chip (NoC) [2]. The
scheduler in an on-chip router accommodates all-to-
all connections. In many cases, such schedulers contain
a single central arbiter that sequentially arbitrates a
single request at a time, while data transmission can be
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Figure 1 Area of crossbar scheduler [1].
parallel. Due to this, the arbitration latency increases
as the number of crossbar ports increases. This work
alleviates these problems by establishing on-demand
topologies using a crossbar in a reconfigurable multi-
processor system-on-chip platform. This work is moti-
vated by the following observations:
• The logical topology and traffic information can be
derived from the parallel application specification.
• Communication patterns of different applications
represent different logical topologies. Figure 2 de-
picts task graphs of realistic applications taken from
[21–24], where numbers on links represent the traf-
fic loads (or required bandwidth). The numbers
between braces in the depicted topologies indicate
the number of nodes and the number of required
links. As an example, MJPEG{6,14} indicates that
the MJPEG application requires 6 nodes and 14
links. As depicted in Fig. 2, logical topologies are
application-specific and require only a small por-
tion of all-to-all communications. It can be noted
that we focus on communication performance. De-
tailed descriptions of the computation nodes in
Fig. 2 are not relevant in this work.
• Single applications can be specified differently as
observed in the MJPEG [Fig. 2(7) and (8)] and
MPEG4 specifications [Fig. 2(1) and (5)]. More-
over, the traffic load is differently distributed for
different communication links as depicted in Fig. 2
(see the numbers on the links).
• More than 70% of modern reconfigurable hard-
ware, such as field-programmable gate arrays (FP-
GAs), is preoccupied by millions of wire segments.
As an example, Virtex-II Pro device has nine metal
layers to enhance the routing flexibility and for a
designer to realize on-demand reconfigurability.
In this paper, we present a systematic design, an
analysis, and an implementation of novel application-
specific crossbar schedulers. Our custom schedulers
arbitrate only the necessary interconnects instead of
all-to-all interconnects. In addition, our weighted
round-robin scheduler can be adapted to the traffic
requirements known at design time. The presented
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Figure 2 Logical topologies with different traffic load distribution in practical applications [21–24].
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schedulers combine the high performance of a parallel
scheduler and the reduced area of customized intercon-
nects. The main contributions of this work are:
• We propose a weighted round robin custom paral-
lel scheduler (WCPS). The presented scheduler is
implemented with on-demand interconnects, where
the physical topologies are identical to the logical
topologies for an application. Experiments on real-
istic applications indicate that our WCPS scheme
performs better than reference schedulers with
moderate area overheads.
• We propose a custom parallel scheduler with
shared arbitration scheme (SCPS). Experiments
show that the implementation cost can be reduced
with moderate performance overheads, when the
number of links per port is sufficiently large.
The organization of this paper is as follows. In
Section 2, related work is presented. The proposed
scheduler designs are described in Section 3. In
Section 4, we present the performance evaluation.
The hardware implementation results are presented in
Section 5. Finally, conclusions are drawn in Section 6.
2 Related Work
Our work is based on the general approach for on-
demand reconfigurable networks [3, 4]. In this pa-
per, we present a custom crossbar scheduler utilizing
on-demand reconfigurable interconnects.
Numerous NoCs targeting ASICs (surveyed in [2])
employ rigid underlying physical networks. Typically,
packet routers constitute tiled NoC architectures. Each
packet router accommodates a crossbar switch fabric
and a scheduler with internally all-to-all physical in-
terconnects. Our scheduler is different from the sched-
ulers in ASIC-targeted NoC routers, since on-demand
topology is established in our scheduler by utilizing the
reconfigurability of a reconfigurable hardware. NoCs
targeting FPGAs [5–8] employ fixed topologies defined
at design-time. In [5–8], packet switched networks are
presented and each router contains a full crossbar fab-
ric. The topology in this related work is defined by
the interconnections between routers or switches. The
scheduler in [7] accommodates an arbiter per port,
which is similar to our approach. In [7], single 2D-
mesh packet router for an 8-bit flit occupies 352 slices
and 10 block memories (BRAMs) in a Virtex-II Pro
(xc2vp30) device. Our work is close to [8], in which a
topology adaptive parameterized network component
is presented. While the crossbar interconnects inside a
router of [7, 8] are still all-to-all, the physical topology
of our crossbar network is identical to the on-demand
topology of the application. In addition, the topology
of our work is defined by the direct interconnection be-
tween processors. In other words, our custom crossbar
constitutes a system network.
In [9], the crossbar network is implemented utiliz-
ing a modern partial and/or dynamic reconfiguration
technology. In [9], a large-sized (928×928 bits) crossbar
network utilizing native programmable interconnects
and look-up tables (LUTs) is presented. However, all-
to-all crossbars in [9] are not scalable, especially for
large-sized networks. Our work differs from [9] in that
our network is customized in order to alleviate the
scalability problem. In addition, our network is im-
plemented in a fully synthesizable VHDL. Our imple-
mented network is technology-independent, though we
target FPGAs in this work.
Recently, a couple of application-specific NoC de-
signs were proposed. In [10], a multi-hop router net-
work customization is presented, whereas our network
is single-hop based. In [11, 12], an internal STbus cross-
bar customization is presented. Our work is similar
to [11, 12] in that the crossbar is customized. In [13],
a design method to generate a crossbar is presented,
in which an application is traced (in simulation) and
the graph clustering technique is used to generate the
crossbar network. Our design method differs from [10–
12] in that our custom crossbar is generated, where
the physical topology is identical to the on-demand
topology of an application. Our arbitration scheme can
also be configured with regards to the traffic demand,
where the physical topology inside the scheduler is
again identical to the required topology. In [14], a
design method to synthesize an application-specific bus
matrix is presented. Our work is similar to [14] in that
the application-specific interconnects are established
between masters and slaves. Furthermore, our work
is similar in that a shared arbitration method is pre-
sented. However, our design method differs in that
the on-demand topology information and the traffic
bandwidth information are extracted from the appli-
cation specification step. On the other hand, in [14], a
simulation-based traffic trace is conducted to synthesize
the application-specific topology, which requires hours
of design space exploration time. Finally, a perfor-
mance comparison between the full crossbar and the
partial bus matrix is not presented.
Finally, our crossbar network is similar to the vir-
tual output queues (VOQ) in that the physical FIFOs
are established at the input ports. The VOQ-based
switch such as iSLIP [1] scheduler is not popular in the
multi-hop NoC due to the high cost. We highlight that
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our crossbar interconnects are single-hop, not multi-
hop NoC. In other words, a crossbar (with single-hop
latency) constitutes a system network in the multi-
processor system on chip platform. Our application-
specific network combines high performance of a
VOQ-based crossbar and the low cost of customized in-
terconnects. In [15], a fast round-robin crossbar sched-
uler is designed and implemented for high performance
computer networks. In the conventional (weighted or
priority-based) round-robin schedulers and [15], all-
to-all interconnects are established because the traffic
pattern is unknown. These conventional full crossbar
schedulers accommodate the circuitry to arbitrate all
possible requests from all ports. The major difference
with our work is that our scheduler is application-
specific. In the presented design flow, only necessary
interconnects are systematically established based on
the traffic patterns that an application exhibits. More-
over, the arbitration is only performed over actually
established interconnects, instead of conventional all-
to-all interconnects. Our custom scheduling scheme dif-
fers from traditional traffic-specific scheduling schemes,
such as a weighted round-robin, in that our scheduler
does not arbitrate unnecessary interconnects. Accord-
ingly, the cost is reduced by systematically establishing
only necessary FIFOs.
3 Customized On-chip Crossbar Scheduler
As mentioned earlier, our objective is the design of cus-
tomized reconfigurable crossbar schedulers in order to
reduce the area compared to a fully parallel scheduler
and increase the performance compared to a sequential
scheduler. The same crossbar scheduler is required to
dynamically generate the control signals to configure
the switch fabric within a crossbar.
3.1 Design Flow
Our scheduler has been developed to be integrated as
modular communication components in the ESPAM
tool chain as depicted in Fig. 3. Details of the ES-
PAM design methodology can be found in [16–18].
In ESPAM, three input specifications are required,
namely application/mapping/platform specification in
XML. An application is specified as a Kahn Process
Network (KPN). In this work, the KPN is considered
as a programming model. A KPN is a network of con-
current processes that communicate over unbounded
FIFO channels and synchronize by a blocking read
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Figure 3 ESPAM design flow [16–18].
computation on top of the presented crossbar intercon-
nection network, due to the following facts:
• The synchronization scheme is relatively simple.
Processors synchronize only with the full/empty
status of the hardware FIFOs. Subsequently, a par-
allel programmer does not need to explicitly handle
the synchronization, since the synchronization is
inherently supported by the hardware FIFOs.
• The system eliminates the traditional head of the
line (HOL) blocking problem that all packets must
wait behind the contended packet in the input
queue. This is due to the fact that a physical FIFO
is established for a logical channel in a dedicated
manner.
A KPN specification is automatically generated from
a sequential Matlab program using the COMPAAN
tool [19]. We define the network topology in the KPN
specification as the logical topology for an application,
which consists of tasks and logical channels. Exemplary
logical topologies are depicted in Fig. 2. Single task or
multiple tasks are assigned to a physical processor in
the mapping specification. The network type and the
port mapping information are specified in the platform
specification. Figure 3 depicts how custom crossbars
can be implemented from a four-node MJPEG ap-
plication specification. In the platform specification,
four processors are port-mapped on a crossbar. From
the mapping and platform specifications, port-mapped
network topology is extracted as a static parameter
and passed to ESPAM. We define the extracted port-
mapped network topology as the on-demand topology
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that an application requires, which consists of proces-
sors and physical links. Additionally, the traffic band-
width information is obtained from the YAPI tool [20].
Subsequently, ESPAM refines the abstract platform
model to an elaborate parameterized RTL (hardware)
and C/C++ (software) models, which are inputs to the
commercial Xilinx Platform Studio (XPS) tool. The
XPS tool generates the on-demand netlist (depicted in
Fig. 3) with regard to the parameters passed from the
input specifications. Our system model is based on the
local write, remote read scheme. The processor issues
the request that designates the target port index and
target FIFO index. Subsequently, the FIFO responds
with a data stream to the processor. The crossbar net-
work transfers the requests (from processors to FIFOs)
and the data (from FIFOs to processors). The directions
of requests (from left to right) and the direction of
the data transfers (from right to left) are depicted in
Fig. 3. Finally, a bitstream is generated for the FPGA
prototype board to check the functionality and the
performance.
3.2 Reference Scheduling Schemes
We consider a sequential scheduler (SQS) and a fully
parallel scheduler (FPS) as references to compare with
our custom schedulers. Figure 4 depicts the behavior
of the SQS, FPS, and our custom schedulers for the
MJPEG application in Fig. 2(8). Figure 4(1) depicts
the logical topology (or data flow graph) with 6 nodes
and 14 channels. In our model of computation, each
communication channel is mapped onto the FIFOs
labeled by F1 ∼ F14. Figure 4(2) depicts the system
model. The physical system consists of 6 nodes and
14 links (or 14 FIFOs). The ith node is connected
to processor port p′i and FIFO port pi. For example,
in the sixth node, processor P6 is connected to the
processor port p′6 and FIFO F14 is connected to the
FIFO port p6, as depicted in Fig. 4(2). A FIFO in-
dex corresponds to the channel index, as depicted in
Fig. 4(1). The crossbar network transfers the requests
(from processors to FIFOs) and the data (from FIFOs
to processors). For example, a bold line in Fig. 4(2)
represents that processor P6 sends the request signal
to FIFO F11. Subsequently, FIFO F11 sends data to
processor P6. Note that data in FIFO F11 is from
processor P4. Figure 4(3) depicts the bipartite graph
based on the system model. The thick and thin lines
depict all possible requests according to the topology in
Fig. 4(1). The thick lines represent an example request
pattern. In this example, four processors request to four
FIFOs. The numbers on the link represent the relative
amount of traffic. For example, the link between p′6
and p1 is 5 times less utilized than the link between p′4
and p1.
Figures 4(4)∼(8) depict the cycle-by-cycle behavior
of five different schedulers for the request patterns
(bold links) in Fig. 4(3). In order to establish the link
between the processor and the target FIFO, three steps
are required. First, a processor requests to an arbiter.
Second, the arbiter grants the request when the target
port is idle and the round-robin pointer points to the
requesting processor. Third, the request is accepted
when the target FIFO contains data. These operations
are denoted by R, G, and A. The round-robin pointer
is denoted by the oval. For the sake of simplicity, the
data is assumed to be requested by a processor in
the first cycle. The arbiter is assumed to perform a





3, and so on. After the request is granted, a
link between a processor and a FIFO port is established
using a handshaking protocol, which is assumed to take
2 cycles. The bold lines in Fig. 4(4)∼(8) represent actual
data transmission, which is assumed to take 5 cycles.
Figure 4(4) depicts the behavior of a SQS, where one
port is arbitrated at a time. A crossbar contains a cen-
tral arbiter that sequentially grants a single request at a
time, while data transmission can be parallel. A request
is served after a request in the previous port index is ar-
bitrated. Subsequently, 48 cycles are required to serve
those requests, as depicted in Fig. 4(4). Figure 4(5)
depicts FPS, where homogeneous arbiters are located
in each port. Unlike the SQS, multiple requests can be
arbitrated in parallel. Each arbiter checks for all ports
whether there is a request or not. Consequently, 40
cycles are required in total, as depicted in Fig. 4(5). Our
FPS implementation is similar to the iSLIP scheduler
[1], in that circular round-robin pointer is updated when
the request is granted. Similar to iSLIP scheduler, all-
to-all interconnects are established. The iSLIP sched-
uler is designed for the input-queued packet switch.
Our FPS differs from the iSLIP scheduler in that the
FPS has been implemented for on-chip multiprocessor
systems with distributed memories. Additionally, while
the iSLIP scheduler [1] requires two stages of arbiter
arrays, our FPS requires a single stage of the arbiter ar-
ray. As Fig. 4(5) depicts, FPS performs better than SQS,
since concurrent requests can be served in parallel.
3.3 Round Robin Custom Scheduler
The round-robin custom parallel scheduler (CPS)
scheme is presented in [21]. The CPS is similar to the
FPS in that the scheduler consists of arbiter arrays. In
the CPS, however, the round-robin pointer update op-
eration is performed only for on-demand interconnects.
74 J Sign Process Syst (2010) 58:69–85
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Figure 4 Different scheduling schemes.
We exploit the fact that the application is specified by
a directed graph, in which each task has possibly a
different number of connected channels. As a design
technique, each arbiter is parameterized with regard
to the on-demand logical topology. Application-specific
and differently sized arbiters ensure that the topol-
ogy of the physical interconnects is identical to the
on-demand topology specified by the application par-
titioning. Given the on-demand topologies from the
application specifications, our CPS operates as follows:
1. Request: A processor issues a request, by designat-
ing the target FIFO port and FIFO index.
2. Grant: If there is a request in the round-robin
pointer and the target FIFO port is idle, the request
is validated.
3. Accept: The target FIFO status is checked. If the
target FIFO is not empty, the request is accepted
and the physical link is established. The round-
robin pointer is updated to the one that appears
next in the round-robin schedule, where the round-
robin schedule is determined by the on-demand
topology for an application.
If the pointed request is a Clear_Request, the link is
cleared. If there is no request, the round-robin pointer
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is incremented. Figure 4(6) depicts our example sce-
nario for the CPS. Each arbiter checks if there is a
request for required links. As an example, p1 has five
probable requests from p′2 ∼ p′6. Therefore, the CPS
arbiter at p1 services five links. Similarly, p5 has two
probable requests from p′5 and p
′
6. Therefore, the CPS
arbiter at p5 services two links. For comparison, the
FPS arbiter [Fig. 4(5)] services 6 links at each port.
As Fig. 4(6) indicates, 35 cycles are required to serve
the request patterns in our example. In general, CPS
performs better than FPS, since the request search
space of CPS is a subset of the full search space of the
FPS. Area reduction also can be expected, since only
on-demand links are physically established. Moreover,
only one link is often connected to an arbiter, indicating
that the arbiter performs only handshaking operation
and implementation cost can be reduced. Additionally,
CPS performs significantly better than SQS, since the
arbitration is performed in parallel. In many cases, CPS
occupies more area than SQS. The area overhead issue
is discussed in Section 5.
3.4 Weighted Round Robin Scheduler
In the previous section, we presented a topologically
customized scheduler (CPS) scheme. The CPS per-
forms better and provides lower cost for an on-demand
topology, compared to reference schedulers [21]. In
the CPS scheme, an arbitration is performed in a sim-
ple round-robin fashion and the differently utilized
traffic bandwidth is not considered. In this section,
we propose a weighted round-robin custom scheduling
scheme (WCPS) in order to adapt the scheduler to the
traffic requirements.
3.4.1 Weighted Round Robin Custom Scheduler
(WCPS)
Our proposed WCPS scheme is similar to the CPS
in that the round-robin pointer is updated only for
on-demand interconnects. Similarly, the topology of
the physical interconnects is also identical to the on-
demand topology specified in the ESPAM design flow.
The difference between WCPS and CPS is that the
pointer update operation in WCPS is performed with
regard to weights. The weight refers to the relative
number of utilized tokens (or packets), which corre-
sponds to traffic bandwidth requirements. In this con-
text, we define the weight by the relative number of
requests for tokens utilized in a communication link.
A token refers to a set of data words, which is our
primitive communication unit. We exploit the fact that
the weights can be determined by application profiling.
In this work, we use the YAPI tool [20] (see Fig. 3).
As a design technique, each arbiter is parameterized
with respect to the on-demand topology together with
a weight distribution. By using differently sized ar-
biters and application-specific weight information, we
can increase the network performance. This is due to
the fact that the scheduler checks links with a high
probability of requests more frequently. The main idea
of the WCPS to match physical network bandwidth
to logical traffic bandwidth. Only when the traffic is
uniformly distributed, our WCPS is identical to CPS.
The novelty of our WCPS lies in that the arbitration
is performed over only actually established on-demand
interconnects. This means that no physical circuitry is
established for unnecessary interconnects.
It can be noted that our scheme of assigning weights
is static. We are motivated by the fact that the traffic
information can be statically derived from the appli-
cation specification. The traffic variation is not signif-
icant especially in data-streaming applications, since
the traffic pattern is rather regular and periodic. The
presented design flow rapidly instantiates on-demand
interconnects and scheduler IPs, based on the extracted
traffic information. In this work, we assume that the
token (or packet) sizes for the applications in Fig. 2
are similar (or same). Though the token size can be
different in the ESPAM design flow, the token sizes are
similar for the applications considered in this work. As
an example, YAPI [20] profiling result indicates that
97% of the Wavelet traffic and 86% of the MJPEG
traffic contain identical-sized tokens.
3.4.2 WCPS Example
In Fig. 5(1), weights for each link are depicted as an
example. The number on the channels refers to the
relative number of requests for tokens. As an example,
the weight of the links from p′2 ∼ p′5 to p1 is 5, respec-
tively. The weight of the link from p′6 to p1 is 1. This
means that the links from p′2 ∼ p′5 to p1 are five times
more utilized than the link from p′6 to p1. Therefore,
the WCPS arbiter at p1 checks p′2 ∼ p′5 five times more
often than p′6.
We implement WCPS using the weight table which
contains a list with the sequence of processor ports that
an arbiter checks. Figure 5(2) depicts the weight table
for port p1. The sequence is permutated such that the
same processor port index is sparsely distributed. We
use a weight counter for each processor port index to
handle the permutation. As an example, an arbitration
sequence for port p1 is depicted in Fig. 5(3). In this
example, the maximum weight is 5, indicating that there
are five sub-rounds. Initially, the weight counters are
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Figure 5 Weighted round robin custom parallel scheduler.
set by the weight table, as depicted in the rectangle
in Fig. 5(3). In each sub-round, the arbiter searches
processor ports, which have the same counter values.
Subsequently, the weight counter value is decremented.
When all the weight counter values are zero, or all the
sub-rounds are finished, then the counter values are
set by the initial weight table. The process is iterated,
similarly to a round robin approach.
Figure 4(7) depicts an example scenario for the
WCPS. The weight from p′2 ∼ p′6 to p1 is five times
greater than the weight from p′6 to p1. In this case, 33
cycles are required to serve the request patterns. For
comparison, the CPS requires 35 cycles. The WCPS
requires less cycles than the CPS, because the arbitra-
tion time at port p1 is reduced. In most cases, WCPS
performs better than CPS, since the arbitration is adap-
tively performed with regard to the traffic information.
WCPS occupies more area than CPS, since the internal
logic is relatively more complex. The area overhead
issue is also discussed in Section 5.
3.5 Shared Arbiters for Custom Crossbars
In our (W)CPS scheme, an arbiter is accommodated at
each crossbar port in order to perform parallel arbi-
tration. In addition, we considered that a single task is
mapped onto a single processor. However, the number
of tasks (or processes) is often greater than the number
of ports (or processors). In this case, it is required
to map multiple tasks onto a single processor. Subse-
quently, the number of links per node increases and the
implementation cost of (W)CPS increases accordingly.
In this section, we propose a novel shared arbitration
scheme in order to provide a design trade-off between
performance and cost.
3.5.1 Shared Custom Parallel Scheduler (SCPS)
In this work, we propose a custom scheduler with the
shared arbitration (SCPS) scheme. In SCPS, multiple
arbiters are shared, such that each arbiter sequentially
performs arbitration while multiple arbiters operate in
parallel. Our SCPS scheme combines the advantages of
the low cost in SQS and increased performance in CPS.
Figure 6 depicts an example of CPS and SCPS for a
six-node MJPEG application. Figure 6(1) depicts CPS,
where an arbiter is established per port. Figure 6(2)
depicts SCPS, where arbiters for port (p1, p2), (p3, p6),
and (p4, p5) are shared. The traffic requirement is also
depicted in Fig. 6, derived from the YAPI tool [20]. λ is
the total incoming traffic bandwidth or an arrival rate to
the p1 port. We aim to reduce the implementation cost,
by sharing the arbiter resources. Figure 6 indicates that
the number of arbiters in SCPS is 3, while the number
of arbiters in CPS is 6. This means the implementation
cost can be reduced. Our SCPS is also constructed
over on-demand interconnects. Compared to CPS, the
network performance can be likely decreased. This is
due to the fact that a shared arbiter is accommodated
for multiple ports and the round-robin search space can
be increased for the shared arbiters.
Figure 4(8) depicts the example scenario for the
SCPS, where 3 sequential arbiters operate in parallel.
As Fig. 4(8) shows, 39 cycles are required to serve the
request patterns. For comparison, the CPS requires 35
cycles and the WCPS requires 33 cycles.
3.5.2 Clustering Method
In this section, we present a method to cluster arbiters.
Our aim is to minimize the performance degradation


















































































Figure 6 Shared custom parallel scheduler.
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In this work, we consider clusters of two arbiters only.
Given a CPS scheme, our method can be described as
follows:
1. Calculate cost function: Calculate the individual
cost using a cost function for arbiter A j, where
1 ≤ j ≤ p. p is the number of CPS arbiters.
2. Sort: Sort arbiters in an increasing order, based on
the derived cost function.
3. Iterate clustering: Iteratively cluster arbiters with
the lowest and the highest cost function, in the
sorted list.
The cost function is a relative metric to represent the
utilization of an arbiter. We define the cost function for




} = links j
2
× Uj, (1)
where C{Aj} refers to the cost function of a CPS arbiter
in the j th port. links j refers to the number of physical
links which are connected to the arbiter Aj.
links j
2 corre-
sponds to the relative arbitration latency, as described
in the next section. Uj refers to the summation of the
traffic for the arbiter Aj and corresponds to relative
arbiter utilization. The individual channel utilization
for U j is depicted in Fig. 6. As an example, U1 is derived
by 32+32+32+32+1129 [see Fig. 6(1)]. We multiply Uj by
links j
2
in order to reflect the actual utilization of an arbiter. As
an example in Fig. 6, we cluster arbiters in the following
way:
1. Calculate cost function: We calculate the cost func-
tion for each arbiter. As an example, links1 =
5 and U1 = 32+32+32+32+1129 for arbiter A1. There-
fore C{A1} = 52 × ( 32+32+32+32+1129 ) = 2.5. Similarly,
C{A2} = C{A3} = C{A4} = C{A5} = 0.496, and
C{A6} = 0.5.
2. Sort: Arbiters are sorted in an increasing order. We
obtain ({A2},{A3},{A4},{A5},{A6},{A1})
3. Iterate clustering: We cluster {A1,A2}, {A3,A6}, and
{A4,A5}.
In this way, a highly utilized arbiter and a less utilized
arbiter can be clustered. Also, more than 2 arbiters (or
variable-sized arbiters) can be shared in a similar way,
from the sorted list.
4 Performance Analysis
In this section, we present comparative performance
evaluations for different schedulers. In Section 4.1,
we define the performance metric. Different crossbar
schedulers are compared in terms of the service rates.
In Section 4.2, we conduct the queueing modeling and




In order to compare the relative scheduler perfor-
mance for given applications, we consider the following







where Mscheduler is a performance metric for each sched-
uler and refers to the relative service rate in tokens/s.
μi is the service rate of the arbiter for the ith logical
channel. N is the total number of logical channels. ui
refers to the normalized channel utilization for the ith
channel. The ui is multiplied by the arbiter service rate
μi, in order to reflect the actual amount of traffic for an
application. The service rate μi can be modeled as:
μi = (Tarbit + Ttransmit)−1, (3)
where Tarbit is an arbitration latency to establish a link.
Ttransmit is the actual data transmission latency after the
link is established. Ttransmit can be derived as Num_WordClksys ,
where Num_Word refers to the number of data words,
or the token size. Clksys refers to the system clock
frequency.
4.1.2 Crossbar Schedulers
In this subsection, we present a performance compar-
ison between five different schedulers. We can fairly
compare different scheduling schemes, since only the
arbitration latencies are different. Tarbit in Eq. 3 for










































• Tarbit_SQS refers to the arbitration latency (in sec-
onds) for the sequential scheduler (SQS). k1 is the
scaling factor to calibrate the hardware implemen-
tation. The request check latency is modeled by⌊ #ports
2
⌋
cycles. We divide by 2, since the circular
round-robin pointer is statistically located in the
middle of the search space. In the SQS, there is only
a single arbiter in the system. Only after the current
processor port is served, the next port is served.
Chand refers to the handshaking latency in number
of cycles. Therefore, we model these sequential






• Tarbit_FPS refers to the arbitration latency in the fully
parallel scheduler (FPS). In the FPS, the arbiter
at each port obliviously checks for all ports. The





similarly to the SQS. However, multiple requests
can be concurrently served. Therefore, we model




• Tarbit_CPS refers to the arbitration latency for the
custom parallel scheduler (CPS). Similarly to the
FPS, we model the arbitration latency by adding
the request check latency and the Chand. However,





since the actual arbitration is performed for the
only established physical links, instead of all links.
#links is equal or less than #ports. Therefore, it
is obvious that Tarbit_CPS is less than Tarbit_SQS and
Tarbit_FPS. Only if the required topology is all-to-all,
then the Tarbit_CPS is equal to Tarbit_FPS.
• Tarbit_WCPS refers to the arbitration latency for
the weighted round-robin scheduler (WCPS). In
Eq. 4d, Wstd refers to the standard deviation of
weights for connected links in an arbiter. Wmax
refers to the maximum weight in the connected
links to an arbiter. We divide by Wmax in order
to normalize the weight. Compared to the round-
robin CPS, the arbitration latency can be reduced.
As an example, in Fig. 4(3), WstdWmax for port p1 is
1.8




model the reduced arbitration latency, due to the
following facts. First, the higher weight deviation
means that the variation of link bandwidths (that an
application requires) is high. Second, our scheduler
allocates higher bandwidth (or time slots) to the
links that require high bandwidth. Third, the traffic
pattern of our streamed multimedia applications
is highly regular and periodic. As an example,
the MJPEG application is performed block-wise,
where each block contains 8 × 8 image pixels. Due
to the regularity of the traffic pattern, the statistical
model can be simplified as shown in Eq. 4d. It
must be noted that the Wstd is calculated for only
connected links. In other words, the WCPS arbiter
at each port checks for only the necessary ports with
different weights.
• Tarbit_SCPS refers to the arbitration latency for the
shared custom parallel scheduler (SCPS). In Eq. 4e,
α is 1 if the number of arbiters is 1. In this case,
SCPS is the same as SQS. α is 0 if the number of
arbiters is greater than 1. In this case, the SCPS
operates in a same way as CPS. The difference
between CPS and SCPS is that the #links of a SCPS
arbiter is in many cases greater than the #links of
CPS arbiter. For example, as depicted in Fig. 6(2),
#links for (A′1,A′2,A′3) are (5,2,3). For compari-
son, as depicted in Fig. 6(1), #links for (A1 ∼ A6)
are (5,2,2,2,2,1).
4.1.3 MJPEG Example
We consider the six-node MJPEG application, depicted
in Fig. 2(8). The different scheduling schemes are given
in Fig. 7. The service rates for each scheme are derived
as follows. We assume that the schedulers operate at
100MHz and k1 ∼ k5 are 1. Chand is assumed to be 2
cycles per token, since each of the request and the
acknowledgement requires 1 cycle, respectively. To ob-
tain Ttransmit, it is assumed that each word takes 1 cycle
to transmit.
• SQS: The service rate μs per token for the cen-
tralized SQS arbiter is derived as follows. Con-
sidering the single-word token communications,
or Num_Word = 1, Ttransmit is
1 cycle
100 MHz (in seconds).
Since Chand is two cycles and number of ports
is 6, Tarbit_SQS is obtained from Eq. 4a and it is
( 62 ×2) cycles
100 MHz . By substituting Tarbit_SQS to Eq. 3, μs
can be derived by 100 MHz
( 62 ×2+1)cycles
= 14.3 × 106 to-
kens/s. The performance metric MSQS is derived
from Eq. 2. As Fig. 7(1) depicts, there are 14 chan-
nels, or N = 14. The relative channel utilization u
is also depicted in Fig. 7(1). As a result, MSQS is
derived by (14.3×10
6)( 12×32+1+129129 )
14 or 4.1 × 106 tokens/s,
from Eq. 2. The derived MSQS indicates the relative
service rate for the MJPEG traffic.

































































































































































































































Figure 7 Different schedulers.
• FPS: Similarly, a service rate μf for each FPS
arbiter can be derived by 100 MHz
( 62 +2+1)cycles
= 16.7×
106 tokens/s [see Fig. 7(2)]. MF PS is derived by
(16.7×106)( 12×32+1+129129 )
14 or 4.8 × 106 tokens/s, from Eq. 2.• CPS: A service rate μc for each CPS arbiter is
determined by the topology [see Fig. 7(3)]. μc1 for
an arbiter A1 is 100 MHz( 52 +2+1)cycles
= 20×106 tokens/s.
Similarly, μc2, μc3, μc4, μc5 is 100 MHz( 22 +2+1)cycles
= 25×
106 tokens/s. μc6 is 33×106 tokens/s. As a result,






















• WCPS: A service rate μwc for each WCPS arbiter
is determined by the topology as well as the weight
distribution [see Fig. 7(3)]. The weight distribution
is depicted in Fig. 2(8). As an example, the standard
deviation Wstd of (32, 32, 32, 32, 1) is 13.9
for arbiter A1 in Video_in node. The maximum
weight Wmax is 32. Subsequently, WstdWmax is calculated
by 13.932 , or 0.43. Therefore, μwc1 for arbiter A1 is
100 MHz
( 52 (1−0.43)+2+1)cycles
= 24×106 tokens/s. For compa-
rison, the service rate in CPS for arbiter A1 is
20×106 tokens/s. This means that the service rate
of WCPS is 20% higher than the service rate of
CPS for arbiter A1. On the other hand, the weight
distribution is uniform for arbiters A2 ∼ A5. For
the ports p2 ∼ p6, the standard deviation Wstd is
0, indicating that the arbitration is performed in
the same way as in the round-robin CPS. In case
of p6, only single link is established. Subsequently,
the service rates, μwc2 ∼ μwc6 are the same for both
CPS and WCPS. MWCPS is 7.6×106 tokens/s and is




















• SCPS: A service rate μsc for each SCPS arbiter can
be derived in a similar way as CPS [see Fig. 7(4)].
As described earlier, the difference between CPS
and SCPS is the number of links that each arbiter
handles. μsc′1 for an arbiter A′1 (for ports p1, p2)
is 100 MHz
( 52 +2+1)cycles
= 20×106 tokens/s. Similarly, μsc′2 =
μsc′3 = 25×106 tokens/s. MSCPS is 6.6×106 tokens/s
and is derived by the following equation:
MSCPS =
(





Similarly, the performance metric for different
schedulers with different applications is derived, as
depicted in Fig. 8. The application task graphs of the 12-
node MPEG4, the eight-node PIP, the 12-node VOPD,
the 12-node MWD were taken from [22]. The task
graph of the six-node MPEG4 specification was taken
from [23]. The task graphs of the MJPEG and Wavelet
applications were taken from [21]. When the token
size is 1-word, our WCPS provides better service rate
by factor of 3 compared to SQS and 2 compared to
FPS. Our WCPS performs 14% better than CPS for
MPEG4 and Wavelet applications. The performance
improvement of WCPS over CPS is relatively small for
other applications due to the following reasons. First,
the topology in practical applications is simple in the
sense that the average number of links per node is only
1.6. In many cases, only a single link is connected to the
crossbar port, indicating that no arbitration is necessary
for those ports. The SCPS is 2 times better than SQS
and 1.7 times better than FPS. When the token size is 1-
word, the CPS provides on average 22% better service
rate than SCPS. This performance degradation of SCPS
over CPS is due to the sharing arbiter resources.
As Fig. 8(2) shows, when the token size is 64-words,
our WCPS performs still better than the reference
schedulers, while the improvement is significantly less
than the case of the small-sized tokens. This is due
80 J Sign Process Syst (2010) 58:69–85
(1) Token size = 1 word (2) Token size = 64 words
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Figure 8 Relative service rate for different schedulers.
to the fact that the token transmission latency is a
dominant term to determine the service rate.
4.2 Network Performance
In the previous section, the comparative performance
of different scheduler modules is presented. In this
section, the entire network performance is compared in
terms of latency and throughput.
4.2.1 Queueing Modeling
We formulated a network performance model to com-
pare the relative latency and throughput. Our analysis
is based on the queuing model [25], since the queuing
model provides a reasonable fit to the reality with
relatively simple formulation. Based on the general
queuing model, the following assumptions are made:
• The system network conforms to the Jackson model
[25]. Each queue behaves as an independent single
server and the total network latency can be mod-
eled as the combination of each service latency.
• Each server is analyzed by an (M/M/1) queu-
ing model. In other words, the incoming traffic
obeys the Poisson distribution. The data arrivals
occur randomly and the service time distribution is
exponential.
• If the server is idle, a data in the queue is served
immediately. The queue size is adequately large to
avoid the stall of the data flow.
The Jackson’s open queueing model is based on
the network of queues [25] and can be utilized as a
modeling method in general, since most of NoC-based
systems accommodate buffers (or queues) for the
communication. The queueing model can be suitably
applied to our system due to the following facts:
• The KPN model and the actual system are indeed a
network of queues.
• The incoming data stream pattern is statistically
random.
• A token in the FIFO is independently served by
a single scheduler (or server) at each crossbar
port. In addition, the physical queue size is suffi-
ciently large. As an example, we implement a FIFO
using (multiple) embedded block RAMs, where
single block RAM primitive in our target device
can accommodate 512 32-bit words, which is large
enough.







μi − λi , (5)
where Tnetwork is the total latency of the system net-
work. N is the number of queueing systems. λ is the
total incoming arrival token rate to the network (or
outgoing rate from the network). λi is the incoming
arrival token rate to the ith queue. μi is the service rate
of the arbiter for the ith queue.
4.2.2 Case Studies
We studied four cases with two different network sizes
and two different token sizes. First, we consider the six-
node MJPEG application, depicted in Fig. 2(8) which
requires a small network size. The port-mapped system

































































































































































Figure 9 A case study.
model is depicted in Fig. 9(1). Considering processor
P1 as a streamed data source, P1 generates the data
in a rate of λ (tokens/s). A token rate in each queue
is derived from the YAPI profiler [20], as depicted in
Fig. 9(1). Figure 9(2) and (3) depict the network model
for (W)CPS and SCPS. The service rate μ for each
scheduler is derived in the same way as in Section 4.1.3
with Eq. 3. The total network latency can be derived by
substituting the service rate μ to Eq. 5.
As a result, the network latencies are derived and
depicted in Fig. 10(1a). The performance analysis indi-
cates that the WCPS reduces latency by at least 44%
than SQS and at least 34% better than the FPS for
all token rate ranges. Also, the performance is bet-
ter improved as the token rate increases. Moreover,
the network with our WCPS saturates at the bandwidth
of 32 × 106 tokens/s and the network with SQS satu-
rates at the bandwidth of 13 × 106 tokens/s. Therefore,
WCPS is 2.5× better than SQS in terms of through-
put. Similarly, our WCPS is 2× better than FPS in
terms of throughput. Compared to CPS, WCPS pro-
vides marginal performance improvement. This is due
to the fact that the weight variation is not high, as de-
picted in Fig. 9(2). Compared to SCPS, WCPS reduces
the latency by at least 10% and provides 25% better
throughput.
Second, we consider the MJPEG case study for a
large token size with Num_Word = 64. The network
performance can be derived in the similar way as in
the previous case, while only the service rate differs.
Ttransmit is derived by
64 cycles
100 MHz , because the Num_Word
is 64. As a result, Fig. 10(1b) shows that the WCPS
performs at least 5% better than SQS and 3.3% better




(1a) Token size = 1 word (1b) Token size = 64 words
(2a) Token size = 1 word
(1) 6-node MJPEG application in Figure 2(8 )
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is smaller than the case of single-word token transac-
tions, since Ttransmit is a dominant factor for the network
latency, compared to Tarbit.
Third, we consider the 22-node Wavelet application
depicted in Fig. 2(6), which requires a large-sized net-
work and a single-word token size. As the number
of crossbar ports increases, Tarbit for SQS and FPS
proportionally increases. However, Tarbit for (W)CPS
does not increase, since the average number of ports
for the round-robin pointer is 1.6. In other words, on
average 1.6 ports are only required to be arbitrated by
an arbiter, instead of 22 ports. Figure 10(2a) depicts
the network latency for single-word token transactions.
The network latency of CPS is reduced by at least 84%
compared to SQS and at least 73% compared to FPS.
The WCPS provides 24% higher throughput than CPS.
Finally, Fig. 10(2b) depicts the network latency for
64-word token transactions in the Wavelet application.
CPS performs at least 22% better than SQS and 13%
better than FPS. It can be suggested that the presented
CPS, WCPS, SCPS schemes are more beneficial for
small sized tokens communicated over large networks.
5 Implementation Results
The aforementioned scheduler modules were imple-
mented in VHDL to integrate the presented net-
work components in the ESPAM design environment
[16–18]. The presented schedulers are implemented
with parameterized arbiter arrays. The scheduler
modules are generic in terms of data width, number
of ports, on-demand topologies, and a traffic weight
table. The switch module in [24] is used as a common
interconnects fabric and the communication controller
in [17] is used as a common network interface. The
functionality of the network is verified by VHDL sim-
ulations. In order to fairly compare different sched-
ulers, we implemented the schedulers such that k1 ∼
k5 = 1 for Eq. 4. Implementation details can be found
in [21]. The exemplary behaviors of the implemented
schedulers are depicted in Fig. 4.
The implemented scheduler modules are compared
in terms of area utilization. We experimented with
different task graph topologies of realistic applications,
depicted in Fig. 2. The implemented schedulers were
synthesized using the Xilinx ISE 8.2 tool targeting the
Virtex-II Pro (xc2vp20-7-896) FPGA and the areas
were obtained and depicted in Fig. 11(1). Our CPS
requires on average 83% less area compared to the
FPS. The CPS requires on average 28% more area
compared to the network with SQS. We consider that
the area overhead of our CPS over SQS is relatively
less significant, since our target xc2vp20 device contains
9,280 slices and chip-wise overhead of CPS over SQS is
on average 3%. The area of our network is not only de-
pendent on the number of nodes that determine its size
but also on the network topology. It is observed that
the higher area reduction is obtained as the network
size increases. This is due to the fact that the average
number of links per node is 1.6 and does not increase
as the number of nodes increases. WCPS occupies on
average 13% more area than CPS. The SCPS occupies
14% more area than CPS. As described earlier, this
is due to the fact that in many cases only one link is
connected to arbiters in CPS scheme. Due to this, the
(1) One-task to one-processor mapping (2) Multiple-to-one mapping













































































































Figure 11 Experimental results.

























Figure 12 Topology after multiple tasks are mapped onto a
processor.
CPS arbiter logic can be greatly simplified, especially
when a single task is mapped onto a processor. In
addition, the single SCPS arbiter contains relatively
more complex decoding logic than single CPS arbiter.
The experiment shows that CPS scheme is suitable
when single task is mapped onto a physical proces-
sor. In many cases, however, the number of tasks is
often greater than the number of physical processors
for given applications. Therefore, multiple tasks are
required to be mapped onto a physical processor be-
cause a target device is limited in size. Subsequently,
the required number of links per port increases.
Figure 12(1) depicts the five-node representation for
the 22-node Wavelet application. Figure 12(1) is de-
rived by clustering the same tasks onto a single proces-
sor. As a result, the number of links per node is 135 ,
or 2.6. Note that the number of links per node is
36
22 , or 1.6 when a single task is mapped onto one
processor. Figure 12(2) depicts a topology of a syn-
thetic application that combines the six-node MJPEG
and the five-node Wavelet specification. In this case,
the number of links per node is 206 , or 3.3. In both
cases, the number of links per node increases when
compared to a one-to-one mapping. We implemented
different schedulers for these cases and compared the
area cost. As depicted in Fig. 11(2), the SCPS scheme
(1) Token size = 1 word (2) Token size = 64 words


















































Figure 13 Performance for five-node wavelet specification.
requires 70% less area than the CPS scheme. Figure 13
depicts the performance metric defined in Section 4.1
for the five-node Wavelet representation. As Fig. 13(1)
depicts, the WCPS provides 13% better service rate for
1-word token sizes. The WCPS scheme also occupies
20% more area than the CPS, whereas the chip-wise
overhead is 1%, for five-node Wavelet representation.
The experimental result suggests that when the number
of links per port increases, the SCPS can be benefi-
cial, providing a design trade-offs between cost and
performance.
6 Conclusions
The performance of a parallel application increases
when the underlying network can be matched to the
on-demand logical topology and adhered to the band-
width requirements of an application. In this paper,
we presented crossbar schedulers designed for recon-
figurable on-chip-networks capable of adjusting them-
selves to custom topologies and custom bandwidth
requirements. We conducted a queueing analysis to
determine the overall network performance. From
the performance evaluation and implementation, the
following conclusions can be drawn:
• The presented custom schedulers (CPS, WCPS,
SCPS) provide better performance than conven-
tional schedulers, especially for small-sized tokens
communicated over large-size network. In addi-
tion, our schedulers efficiently utilize the on-chip
resources by adapting themselves to the logical
topologies.
• When the tasks are one-to-one mapped onto pro-
cessors, the custom parallel scheduler (CPS) per-
forms significantly better than SQS, FPS, SCPS.
• The weighted round-robin custom scheduler
(WCPS) can increase the network performance, by
assigning different network bandwidth to different
traffic requirements. The WCPS is beneficial when
the traffic load is not evenly distributed.
• The shared custom scheduler (SCPS) provides a
design trade-offs for cost and performance when
compared to the mentioned schedulers. The SCPS
can be beneficial when the number of links per port
increases.
• The sequential scheduler (SQS) provides adequate
performance and cost when the token size is large
and the size of a network is fairly small.
Our schedulers were implemented using parame-
terized arbiter arrays. By utilizing the on-demand
84 J Sign Process Syst (2010) 58:69–85
topology and traffic requirements as design parame-
ters, the schedulers were adapted to given applications
without modifying the network implementation. We
showed that our schedulers perform better and occupy
significantly less area than conventional fully parallel
schedulers. Our schedulers perform significantly bet-
ter and occupy moderately more area than sequential
schedulers.
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